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Negative Capacitance Double-Gate Junctionless
FETs: A Charge-based Modeling Investigation of
Swing, Overdrive and Short Channel Effect
Amin Rassekh, Jean-Michel Sallese, Farzan Jazaeri, Morteza Fathipour and Adrian M. Ionescu
Abstract— In this paper, an analytical predictive model
of the negative capacitance (NC) effect in symmetric long
channel double-gate junctionless transistor is proposed
based on a charge-based model. In particular, we have
investigated the effect of the thickness of the ferroelectric
on the I-V characteristics. Importantly, for the first time,
our model predicts that the negative capacitance mini-
mizes short channel effects and enhances current over-
drive, enabling both low power operation and more effi-
cient transistor size scaling, while the effect on reducing
subthreshold slope shows systematic improvement, with
subthermionic subthreshold slope values at high current
levels (0.1 µA/µm). Our predictive results in a long channel
junctionless with NC show an improvement in ON current
by a factor of 6 in comparison to junctionless FET. The
set of equations can be used as a basis to explore how
such a technology booster and its scaling will impact the
main figures of merit of the device in terms of power
performances and gives a clear understanding of the device
physics. The validity of the analytical model is confirmed by
extensive comparisons with numerical TCAD simulations in
all regions of operation, from deep depletion to accumula-
tion and from linear to saturation.
Index Terms— Negative capacitance, charge-based
model, double-gate junctionless FET, Short channel effect.
I. INTRODUCTION
ADVANCED aggressive scaling of conventional metal-oxide-semiconductor field-effect transistors (MOSFET)
requires the use of advanced processing with multiple additive
technology boosters, such as strain, high-k dielectrics with
metal gate stacks, shallow junctions and the replacement of
the silicon channel with materials having higher carrier mo-
bility [1], [2]. Even more sophisticated techniques for locally
controlling the strain have been proposed in various research
works [3]. Significant efforts are needed for the junction and
contact engineering in such advanced MOSFETs. A lot of
effort has been recently dedicated to the so-called steep-slope
transistors [4] but their maturity is still far from being adopted
by the nanoelectronics industry. In an attempt to remove all
the limitations related to the junction engineering at nanoscale,
the concept of junctionless field-effect transistors (JLFET)
has been proposed, where the conduction in a very thin,
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highly doped semiconductor film is controlled by a gate field
effect. Because of the absence of source and drain junctions,
junctionless transistors are free from steps to create ultra-
steep junctions and high thermal annealing for S/D dopant
activation, which is a big advantage for scaling and cost
reduction at nanoscale [5].
However, the scaling of MOS devices must cope with issues
such as increased power consumption and degraded off-state
current [6] upon reduction of the power supply to mitigate
power consumption. The main parameter limiting the power
supply voltage scaling in MOS devices is the intrinsic limit
of 60 mV/dec at 300 K of the subthreshold swing (SS). To
overcome this, it was proposed to add to the conventional
insulator of the gate oxide a ferroelectric material of a given
thickness that will create an effective negative capacitance,
resulting in a reduction of the transistor body factor below
unity. This would lead to SS values lower than 60 mV/dec
[7]–[13]. Having negative capacitance means that a given
charge density in the channel can be achieved with a lower
gate voltage. In [10] the use of a ferroelectric gate with voltage
amplification has been proposed for the first time to be used
to boost Tunnel FET characteristics, with the possibility to
achieve near-zero hysteresis in NC devices. In the original
paper by Sallahudin and Datta [9], the negative capacitance
amplifies the gate voltage and as a result, the subthreshold
slope is reduced. More recently, EPFL has highlighted and
demonstrated for the first time by experiments that negative
capacitance can play a significant role to improve the ON
current and/or improve the overdrive in an enhancement-mode
MOSFET [12], [13]. This is setting a very interesting direction
for the efforts of both academic and industrial research in
the field, as the negative capacitance can be considered an
ultimate technology booster at the nanoscale. In this work,
we investigated by calibrated modeling and simulations, for
the first time the effect of negative on the characteristics of
junctionless transistors. The phenomena of a ferroelectric ma-
terial have been modeled by Ginzburg and Devonshire which is
based on the Landau theory of phase transitions [14]. Landau
theory can predict the behavior of ferroelectric material. To
the best of our knowledge, it is the most common approach to
the study negative capacitance effect with ferroelectrics [9]–
[16]. The negative capacitance in the conventional MOSFETs
is still under investigation and modeling of a ferroelectric
junctionless transistor was attempted in [17]. Still, the model
in [17] it is not a charge based model and there is no evidence
of an instability in the simulations, nor the effect of negative
capacitance on short channel effects is discussed.
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Fig. 1: (a) 3-D Schematic view of a double-gate JLFET with negative capacitance. (b) The double-well free energy in ferroelectric versus the electric
polarization (P ) from the Landau theory of ferroelectrics. (c) Polarization of ferroelectric as a function of the electric field. The red rectangular in (b) and (c)
denotes the region of negative capacitance. (d) Drain current versus the applied gate voltage and electron concentration corresponds to depletion, accumulation
and hybrid channel mode of a junctionless transistor at VDS = 1 V.
Thus, in order to take account the ferroelectric in junction-
less transistors in a simple and compact model approach, in
this work we propose analytical and explicit relationships tak-
ing into account the negative capacitance effect in Double-Gate
JLFET (NCDG JLFET) and evidences for the first time an
amplification of the current-voltage dependence with respect
to the ferroelectric thickness. This model relies on the charge-
based approach developed in [18]–[23]. This approach will
be validated with technology computer-aided design (TCAD)
simulations in all regions of operation from deep depletion
to accumulation and linear to saturation. The effect of the
negative capacitance on DIBL (Drain Induced Barrier Lower-
ing) based on the 2D Poisson-Boltzmann relationship is also
addressed.
II. MODELING APPROACH
Three-dimensional schematic of the structure of the sym-
metric double-gate junctionless transistor with the ferroelectric
layer is shown in Fig. 1.a. In this structure, an intermediate
metallic layer is considered between the insulator and the
ferroelectric material. This ferroelectric gate stack architecture
in the MOSFET [16], imposes a uniform electric field in the
ferroelectric [8]. As such, it will simplify the model derivation
at aim in this work.
We call the potential of this inner metal layer Vgate(eff)
and the potential of the real gate, Vgate. Hence the potential
across the ferroelectric can be expressed as
Vf = Vgate − Vgate(eff). (1)
According to the Landau theory, the Gibbs free energy F of
the ferroelectric material, respect to the polarization P is
F = αP 2 + βP 4 + γP 6 − ~E. ~P , (2)
where α, β, γ are ferroelectric material constants and ~E is
the electric field in the ferroelectric. The F -P curve has two
minima as shown in Fig. 1.b. These represent the two counter
stable states in the ferroelectric material (±P ) which can be
switched by applying an external electric field (note that since
the electric field and polarisation are uniform and aligned with
the y-axis, we will consider them as scalars). Then we have
Q=P and Vf=Etf [9], where Q is the charge density of the
ferroelectric (per unit area) and tf is the ferroelectric thickness.
The derivation of F with respect to Q gives (see Fig. 1.c)
∂F
∂P
=
∂F
∂Q
= 2αQ+ 4βQ3 + 6γQ5 − Vf/tf , (3)
TABLE I: Device parameters used for TCAD and Model.
Device Parameter Symbol Value
Gate oxide thickness tox 1 nm
Channel length Lg 1 µm
Channel width W 1 µm
Channel thickness Tsc 10 nm
Doping concentration ND 1019 cm−3
TABLE II: Ferroelectric Parameters used for TCAD and Model.
Ferroelectric Parameter Symbol Value
Ferroelectric thickness tf 0−12 nm
Remanent polarization Pr 17 µC/cm2
Coercive field Ec 1.2 MV/cm
The capacitance is related to the slope of the P -E curve as
follows (see the Appendix)
C =
1
tf
(
0 +
dP
dE
)
, (4)
thus, as illustrated in Fig. 1.b and c, there is a region where
the capacitance in negative (red rectangular). The domain is
normally unstable but can be stabilized when combined with
a capacitor in series [9]. The stable state corresponds to a
minimum in the Gibbs free energy, which is obtained when
(3) is zero. This happens for a specific Q-Vf relationship
Vf = 2αtfQ+ 4βtfQ
3 + 6γtfQ
5. (5)
From the charge-based model in [18], [19], what we know is
the relationship between the Vgate(eff) and the charge density
in the channel. In addition, from (1) and (5), we also know how
Vgate and Vgate(eff) are interrelated. These set of relations will
be now combined to simulate the device characteristics with
respect to the external voltages (gate, source and drain).
A. Recalling JLFET Core Equations
We consider an n-type long-channel symmetric double-gate
JLFET with ferroelectric material (as shown in Fig. 1.a) with
a doping density ND, a channel length, thickness and width
Lg , Tsc and W respectively. Gate oxide and ferroelectric film
thicknesses are tox and tf . Device and ferroelectric material
parameters are listed in Table I and Table II respectively. When
the JLT is in depletion mode, the channel becomes depleted of
majority carriers and results in negligible current conduction
(See A in Fig. 1.d). By increasing the gate voltage carriers
can pass through the channel and the electron concentration
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increases which is called hybrid channel (See B in Fig. 1.d).
Finally, when the JLT is in accumulation, a high electron
concentration in the channel appears, facilitating current con-
duction between source and drain (See C in Fig. 1.d).
According to the derivation of the charge-based model for
double-gate symmetric JLFETs developed in [18]–[20], we
have the two following relationships which link the surface
potential (ψs) and the center potential (ψ0)
E2s =
2qniUT
si
[
exp
(
ψs − Vch
UT
)
− exp
(
ψ0 − Vch
UT
)
− ND
ni
(
ψs − ψ0
UT
)]
,
(6)
ψs − ψ0 = qniT
2
sc
8si
[
exp
(
ψ0 − Vch
UT
)
− ND
ni
]
, (7)
where ni is the intrinsic carrier concentration, si is the
permittivity of silicon, Vch is the quasi Fermi potential, UT =
kBT/q is the thermal voltage, other symbols having their
usual meaning. Since Es is the surface electric field and is
equal Qsc/2si, the semiconductor (total) charge density Qsc
is linked to the surface and center potentials(
Qsc
2si
)2
=
2qniUT
si
{
exp
(
ψ0 − Vch
UT
)[
exp
(
ψs − ψ0
UT
)
− 1
]
− ND
ni
(
ψs − ψ0
UT
)}
.
(8)
The total charge in the semiconductor, Qsc, is also related to
the potential which drops across the gate capacitor
Qsc = −2Cox
(
Vgate(eff) −∆φms − ψs
)
, (9)
where Cox is the capacitance of the insulator and ∆φms
denotes the difference between the work function of metal
and the work function of the intrinsic semiconductor.
1) Depletion Mode: In depletion mode, the potential at the
center of the semiconductor channel is higher than the surface
potential, and the net charge density in the semiconductor is
positive (Qsc ≥ 0). Therefore, the exponential term in (8) is
negligible than the second term and thus relation (8) can be
simplified to (
Qsc
2si
)2
=
2qND
si
(ψ0 − ψs) . (10)
By introducing (7) in (10) and then in (9), the effective gate
potential in the depletion mode with respect to the total charge
density is as follows
Vgate(eff) = ∆φms + Vch − Qsc
2Cox
+ UT ln
(
ND
ni
)
+ UT ln
[
1−
(
Qsc
Qf
)2]
− Q
2
sc
8CscQf
,
(11)
where Qf = qNDTsc is the fixed charge in the channel and
Csc = si/Tsc.
2) Accumulation Mode: Under accumulation mode, the last
term in (8) is always smaller than the exponential term,
which leads to a negative charge density in the semiconductor
(Qsc ≤ 0). In addition, in accumulation, the center potential
remains close to the value it takes at the flat-band condition
ψ0 ≈ Vch + UT ln(ND/ni) [18]. Therefore, relation (8) can
be approximated with(
Qsc
2si
)2
=
2qniUT
si
[
exp
(
ψs − Vch
UT
)
− ND
ni
]
. (12)
Substituting (9) in (12), the effective gate voltage in accumu-
lation mode becomes
Vgate(eff) = ∆φms + Vch − Qsc
2Cox
+ UT ln
(
ND
ni
)
+ UT ln
(
1 +
Q2sc
θ
)
,
(13)
where θ = 8siqNDUT .
3) Drain Current: The relationships derived previously (11)
and (13) for depletion and accumulation modes give rise to
explicit relationships for the channel current [18]. The drain
current in depletion is given by
IDep =µ
W
Lg
[(
1
8Csc
− 1
4Cox
)
Q2sc−
Q3sc
12QfCsc
+
(
Qf
2Cox
+ 2UT
)
Qsc − UTQf ln
(
1 +
Qsc
Qf
)2]D
S
,
(14)
and in accumulation we have
IAcc =µ
W
Lg
[(
Qf
2Cox
+ 2UT
)
Qsc − 1
4Cox
Q2sc
− UTQf ln
(
1 +
Q2sc
8QfCscUT
)
− 2UT
√
8QfCscUT arctan
(
Qsc√
8QfCscUT
)]D
S
,
(15)
where µ is the free carrier mobility assumed constant along
the channel in this work. Also, for gate voltages where the an
hybrid channel takes place [18], i.e. part of the channel (near
the source) in accumulation and the rest in depletion, the drain
current becomes Ihyb = IAcc + IDep.
B. Merging JLFET with Ferroelectric
1) Landau Equation: In this section, we will merge the
model of the JLFET described above with the core relation
governing the ferroelectric layer.
2) Total Charge Density: To obtain Vf from (5) the total
charge density in the ferroelectric material Q must be known.
This is obtained by calculating the integral of the semicon-
ductor charge density over the channel length
WLg × 2Q = −
∫ Lg
0
WQscdx. (16)
The total charge density is the sum of fixed and mobile charges
Qsc = Qf +Qm. Hence, we can write
Lg × 2Q = −QfLg −
∫ Lg
0
Qmdx. (17)
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Fig. 2: (a) The potential of middle metal versus the applied gate voltage at low and (b) high VDS . (c) The total charge density in the ferroelectric versus
the applied gate voltage at low and (d) high VDS . (e) Drain current versus the applied gate voltage at low and (b) high VDS . These figures are from the
analytical model (lines) and TCAD simulations (circles) for the various thickness of ferroelectric from 0 to 12 nm.
Although we do not know how Qm is related to x, we know
the relation between Qm and Vch from (11) and (13) in
depletion and accumulation modes respectively. In addition,
from the drain current Ids relationship, we dx and Vch are
linked as follows
dx = −µQm
Ids
dVch. (18)
By substituting (18) in (17) the integral in space turns into an
integral over the potential of the channel from the source (S)
to the drain (D)
Q = −Qf
2
+
µ
2LgIds
∫ D
S
Q2mdVch. (19)
In depletion mode, dVch is obtained from (11) as follows
dVch =
(
1
2Cox
+
2UTQsc
Q2f −Q2sc
+
Qsc
4CscQf
)
dQsc. (20)
Since dQsc = dQm, we introduce (20) in (19) and Q becomes
Q = −Qf
2
+
µ
2LgIds
∫ D
S
(
Q2m
2Cox
+
2UTQ
2
mQsc
Q2f −Q2sc
+
Q2mQsc
4CscQf
)
dQm.
(21)
After solving the integral, an analytical and explicit relation
for the total charge in the ferroelectric is obtained (in depletion
mode):
Q = −Qf
2
+
µ
2LgIds
{
Q3m
6Cox
+ 2UT
[
QmQf − Q
2
m
2
− 2Q2f ln(2Qf +Qm)
]
+
Q4m
16CscQF
+
Q3m
12Csc
}D
S
.
(22)
In accumulation, we have
dVch =
(
1
2Cox
+
2UTQsc
Q2sc + θ
)
dQsc. (23)
Substituting (23) in (19) gives
Q = −Qf
2
+
µ
2LgIds
∫ D
S
(
Q2m
2Cox
+
2UTQ
2
mQsc
Q2sc + θ
)
dQm.
(24)
Solving (24) gives an analytical and explicit relationship for
the total charge density of the ferroelectric when the whole
device is biased in accumulation:
Q = −Qf
2
+
µ
2LgIds
{
Q3m
6Cox
− 2UT
[
Q2m
2
+
Q2f − θ
2
ln(Q2sc + θ)−QmQf
+ 2Qf
√
θ arctan
(Qsc√
θ
)]}D
S
.
(25)
The way charges and voltages have been calculated is now
explained: for a given effective gate voltage Vgate(eff), the
total charge density of ferroelectric Q is known either from
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(22) or (25). Next, introducing Q in (5) and using equation
(1), the applied gate voltage Vgate is finally obtained.
Proceeding through this sequence greatly simplifies the
way plots are obtained, avoiding cumbersome self-consistent
calculations, and providing a clear and simple understanding
of the imbrication of the different parts of the model.
To confirm the validity of the model, we performed simula-
tions with TCAD software. The simulation result of NCDG
JLFET is numerically calculated by combining SILVACO
TCAD software with a MATLAB script to include the Landau
equation.
For extracting the coefficients in relation (5), we rely on the
data published in literature [15] where authors used an HZO
film as a ferroelectric material with a remanent polarization
Pr of about 17 µC/cm2 and a coercive field Ec of about
1.2 MV/cm. By using the experimental data of remanent
polarization and coercive field and based on the approach
presented in [24], we extracted the Landau coefficients.
Next , we consider a double gate JLFET with 1 µm channel
length and width, and with 10 nm of silicon thickness. The
doping density and oxide thickness were set respectively to
ND = 1019 cm−3 and 1 nm (see Table I).
Fig. 2.a and b show the applied gate voltage versus the
effective gate voltage for various thickness of the ferroelectric
ranging from 2 nm to 12 nm, both at low and high VDS
respectively. Lines and blue circles have been used for the
analytical model and TCAD simulations, respectively. The
analytical model at both low and high VDS demonstrates a
full agreement with TCAD simulations. It can be seen that
increasing the thickness of ferroelectric layer increases the
voltage amplification, which is the signature of the negative
capacitance effect.
The total charge density of the ferroelectric versus the
applied gate voltage at VDS = 10 mV and VDS = 1 V obtained
from TCAD simulations and from the model is plotted in Fig.
2.c and Fig. 2.d.
To summarize, the total charge density of ferroelectric is
now known in all regions of operation from depletion (22)
to accumulation (25), resulting in a relationship between
Vgate(eff) and Vgate. Furthermore, we know the link between
Vgate(eff) and the mobile charge density in the channel, and
so the relationship between Vgate and Qm, giving finally the
expected ID − Vgate dependence.
Fig. 2.e and f illustrate the drain current versus the applied
gate voltage at VDS = 10 mV and VDS = 1 V for ferroelectric
thicknesses from 8 nm to 12 nm. Increasing the thickness
of ferroelectric causes a shift to the higher voltage in the
subthreshold region, because in subthreshold the amount of
fixed charge in the channel dominates over the mobile charge
(−Qf/2 in equation (22)). This makes a constant background
of charge density regarding to the tf in the Landau equation.
Beyond a threshold voltage, the slope increases and above a
critical thickness tcr a snaps back due to the hysteresis effect
of a ferroelectric layer is observed. These regions are unstable
which are depicted with a rectangular in Fig. 2.e and f. In order
to have a non-hysteretic operation, the total gate capacitance
should be positive in the whole range of the gate voltage
[16]. Fig. 3.a shows SS versus the drain current in different
thicknesses of ferroelectric at low and high VDS . It illustrates
that NC systematically reduces the slope, even if not sub-
60 mV/dec in all regimes. Subthermionic values down to sub
10 mV/dec are achieved at moderate drain currents and low
VDS (see Fig. 3.b). It means that NC still causes a significant
improvement in the overdrive voltage. On the other hand, by
using a negative capacitance, we gain a remarkable increase
in ON current as illustrated in Fig. 3.c. Fig. 3.c shows the
percentage of increment of ON current versus applied gate
voltage in different thicknesses of the ferroelectric layer.
Our results are conceptually in agreement with the experi-
mental and simulation works [12], [16]. But it worth to note
that these are different from previous work on modeling and
simulation of a junctionless transistor with ferroelectric [17]
where no such behavior was evidenced.
III. SHORT CHANNEL EFFECT
In this section, we investigate how negative capacitance can
affect the DIBL short channel effect. To this purpose, we need
to solve the two dimensional Poisson-Boltzmann relationship
in the channel in subthreshold. This was done for a regular
JLFET in [25].
The potential distribution obtained from the 2D Poisson-
Boltzmann relation is expressed as follows [25]:
ψ(x, y) = ψs(x)
[
1 + y(1− y
Tsc
)
Cox
si
]
+ (∆φms − Vgate(eff))y(1− y
Tsc
)
Cox
si
,
(26)
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Fig. 4: The difference of the potential across the ferroelectric (left axis) and
the difference of total charge density of ferroelectric (right axis) in high VDS
and low VDS versus the channel length. ∆Vf somehow represents ∆VG (The
difference of VG in high and low VDS ). The inset illustrates the schematic
of the I-V characteristic of a regular double gate JLFET and a double gate
JLFET with negative capacitance at low and high VDS .
where ψs(x) is the surface potential at y = 0 and y = Tsc
which is defined as follows
ψs(x) = η exp(δx) + ζ exp(−δx) + λ, (27)
δ =
√
2Cox
siTsc
, (28)
λ = Vgate(eff) −∆φms + qND
δ2si
, (29)
ζ =
−λ [exp(δLg)− 1]− VDS
2 sinh(δLg)
, (30)
η = −ζ − λ, (31)
By introducing the surface potential from equation (27) in
(9), the total charge density in the channel (which is a function
of VDS) becomes
Qsc =− 2Cox
{
Vgate(eff) −∆φms
− [η exp(δx) + ζ exp(−δx) + λ]
}
,
(32)
Finally, the total charge density in the ferroelectric can be
obtained by substituting (32) in (16) and calculating the
integral along the lateral direction of the channel from 0 to
Lg:
Q =
Cox
Lg
{
(Vgate(eff) −∆φms − λ)Lg
−
[
η
δ
exp(δLg)− ζ
δ
exp(−δLg) + ζ − η
δ
]}
.
(33)
Since Q is a function of the drain voltage, we can estimate
how much VDS affects the charge density of ferroelectric.
Therefore, we define ∆Q = Qh −Ql as the difference in the
charge density of ferroelectric between high and low VDS :
∆Q =
−2Cox∆VDS
2Lgδ sinh(δLg)
[cosh(δLg)] , (34)
where ∆VDS = VDS(high) − VDS(low).
To find ∆Vf , the difference of the electrostatic potential
across the ferroelectric at high and low VDS , we neglect the
coefficient γ. Hence, ∆Vf becomes
∆Vf = (2αtfQh + 4βtfQ
3
h)− (2αtfQl + 4βtfQ3l ), (35)
which can be further simplified
∆Vf = 2αtf∆Q+ 4βtf∆Q
3 + 12βtf∆Q
3QhQl. (36)
It happens that Qh and Ql are the only contributions to ∆Vf
that depend on the applied gate voltage. Still, it happens that
the last term in (36) containing these quantities is negligible,
meaning that we can approximate ∆Vf as follows
∆Vf ≈ 2αtf∆Q+ 4βtf∆Q3. (37)
Fig. 4 depicts ∆Vf and ∆Q versus the channel length on
the left and right axis respectively. We see that the absolute
value of ∆Q increases by going to the shorter channel lengths,
and as a result, ∆Vf increases as well. This is an advantage
because it predicts that negative capacitance mitigates short
channel effect at high VDS . Actually ∆Vf represents somehow
∆VG, i.e. the difference of VG between high and low VDS .
The schematic drawing in the inset of Fig. 4 illustrates this
improvement. It compares the I-V characteristic of a regular
double gate JLFET and a double gate JLFET in presence of
negative capacitance at low and high VDS . As we mentioned in
the previous section, a negative capacitance causes a potential
amplification as much as Vf . Although Vf is almost the same
for high and low VDS for the long channel device, it becomes
less effective at low VDS in regard to high VDS for a short
channel device. In fact, in presence of short channel effect, the
I-V characteristic that shifts towards high VDS is compensated
by ∆Vf in NCDG JLFET, thus improves short channel effect
in presence of negative capacitance. Although the model is
developed for long channels, it is scalable to below 50 nm as
it appears from Fig. 4.
IV. CONCLUSION
An analytical charge-based model for symmetric double-
gate junctionless FETs with negative capacitance was de-
veloped. The model incorporates the impact of the negative
capacitance of ferroelectric on DC electrical characteristics of
double gate JLFETs by proposing an analytical and explicit
equation for the total charge density of ferroelectric in deple-
tion and accumulation modes. The model confirms that using
the negative capacitance in junctionless transistors means that
the gate overdrive voltage decreases, which can be interpreted
as lower energy consumption. The model also shows that
the subthreshold slope almost remains constant in NCDG
JLFET, but an improvement of swing for above the threshold
causes a significant enhancement in ON current. Actually, in
junctionless with NC, we gain ON current improvement by a
factor of 6 in comparison to junctionless FET. In addition, an
analysis on the short channel effect predicts an improvement
when negative capacitance is observed. The model has been
compared to TCAD simulations with an excellent agreement
in all regions of operation from deep depletion to accumulation
and linear to saturation.
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V. APPENDIX
The total polarization P can be expressed as the sum of a
linear and switching dipole PD contributions as follows [26]
P = 0χE + PD. (38)
Hence, the surface charge density σ of ferroelectric becomes
σ = V
f
tf
+ PD, (39)
where f = 0 (1 + χ). Thus the capacitance becomes
C =
dσ
dV
=
1
tf
(
f + tf
dPD
dV
)
. (40)
We can replace dV with tfdE and then dPD/dE = dP/dE−
0χ. Therefore, the capacitance is related to the slope of the
P -E curve as expressed in (4).
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